

## WHAT IS CLAIMED IS:

1. A PLL circuit comprising:

a phase comparing means for comparing phases between a reference signal and an internal signal and outputting a  
5 phase difference signal according to a phase difference therebetween;

a plurality of oscillators which have mutually different frequency variable ranges and whose frequencies are respectively controlled in accordance with a phase  
10 difference signal;

a selecting means for selecting one of the outputs from the plurality of oscillators based on the phase difference signal; and

a frequency dividing means for generating the internal  
15 signal by dividing an oscillator output selected by the selecting means, wherein

provided is a means for approximating, when the oscillator selecting state is changed, an output phase of the frequency dividing means to the phase of the reference  
20 signal.

2. The PLL circuit according to Claim 1, wherein the plurality of oscillators have mutually overlapping frequency variable ranges.

3. The PLL circuit according to Claim 1, wherein  
25 the plurality of oscillators have mutually different operating frequency range.

4. The PLL circuit according to Claim 1, wherein the selecting means switches over outputs from the plurality of oscillators based on a history of the phase  
30 difference signal.

5. The PLL circuit according to Claim 1, wherein the oscillators are voltage controlled oscillators, and

provided is a means for converting the phase difference signal to an oscillator control voltage-value.

6. The PLL circuit according to Claim 5, wherein provided is a means for setting two threshold voltages  
5 having mutually different values within a variable voltage range of the -control voltage of the voltage controlled oscillator and temporarily setting, when the voltage controlled oscillator selecting state is changed, a value of the oscillator control voltage in a range between the two  
10 threshold voltages.

7. The PLL circuit according to Claim 6, wherein provided is a means for changing a value of the temporarily setting oscillator control voltage in accordance with a history when the voltage controlled oscillator  
15 selecting state is changed.

8. The PLL circuit according to Claim 6, wherein when the voltage controlled oscillator selecting state is switched over as a result of the oscillator control voltage becoming out of the range between the two threshold  
20 voltages, the temporarily setting phase control voltage is set, out of the two threshold voltages, in the vicinity of the oscillator control voltage-side threshold voltage.

9. The PLL circuit according to Claim 6, wherein when the voltage controlled oscillator selecting state  
25 is switched over as a result of the oscillator control voltage becoming out of the range between the two threshold voltages and when the oscillator control voltage becomes out of the range between the two threshold voltages twice or more in series, the temporarily setting oscillator control  
30 voltage is set, out of the two threshold voltages, in the vicinity of the oscillator control voltage-side threshold voltage.

10. The PLL circuit according to Claim 6, wherein

when the oscillator control voltage becomes out of the range between the two threshold voltages, depending on whether this oscillator control voltage is higher than the two threshold voltages or lower than the two threshold  
5 voltages, whether setting the oscillator control voltage higher or setting the same lower than an intermediate potential between the two threshold voltages is controlled.

11. A PLL circuit comprising:

a phase comparing means for comparing phases between a  
10 reference signal and an internal signal and outputting a phase difference signal according to a phase difference therebetween;

a plurality of resonant circuits provided with mutually different resonance frequencies;

15 an oscillator whose oscillation frequency is controlled in accordance with the resonant circuits and a phase difference signal;

a selecting means for selecting one of the plurality of resonant circuits based on the phase difference signal;

20 and

a frequency dividing means for generating the internal signal by dividing an output from the oscillator, wherein

provided is a means for approximating, when the resonant circuit selecting state is changed, an output phase  
25 of the frequency dividing means to the phase of the reference signal.

12. The PLL circuit according to Claim 11, wherein the selecting means switches over the plurality of resonant circuits based on a history of the phase difference  
30 signal.

13. The PLL circuit according to Claim 11, wherein the oscillator is a voltage controlled oscillator, and provided is a means for converting the phase

difference signal to an oscillator control voltage.

14. The PLL circuit according to Claim 13, wherein provided is a means for setting two threshold voltages having mutually different values within a variable voltage range of the control voltage of the voltage controlled oscillator and temporarily setting, when the resonant circuit selecting state is changed, a value of the oscillator control voltage in a range between the two threshold voltages.

15. The PLL circuit according to Claim 14, wherein provided is a means for changing a value of the temporarily setting oscillator control voltage in accordance with a history when the resonant circuit selecting state is changed.

16. The PLL circuit according to Claim 14, wherein when the resonant circuit selecting state is switched over as a result of the oscillator control voltage becoming out of the range between the two threshold voltages, the temporarily setting oscillator control voltage is set, out of the two threshold voltages, in the vicinity of the oscillator control voltage-side threshold voltage.

17. The PLL circuit according to Claim 14, wherein when the resonant circuit selecting state is switched over as a result of the oscillator control voltage becoming out of the range between the two threshold voltages and when the oscillator control voltage becomes out of the range between the two threshold voltages twice or more in series, the temporarily setting oscillator control voltage is set, out of the two threshold voltages, in the vicinity of the oscillator control voltage-side threshold voltage.

18. The PLL circuit according to Claim 14, wherein when the oscillator control voltage becomes out of the range sandwiched between the two threshold voltages,

depending on whether this oscillator control voltage is greater than the two threshold voltages or smaller than the two threshold voltages, whether setting the oscillator control voltage higher or setting the same lower than an intermediate potential between the two threshold voltages is controlled.

19. A PLL circuit comprising:

a phase comparing means for comparing phases between a reference signal and an internal signal and outputting a phase difference signal according to a phase difference therebetween;

an oscillator constructed by coupling a plurality of delay circuits whose delay times are respectively controlled in accordance with a phase difference signal;

a selecting means for switching over the coupling number of delay circuits based on the phase difference signal; and

a frequency dividing means for generating the internal signal by dividing an oscillator output selected by the selecting means, wherein

provided is a means for approximating, when the oscillator selecting state is changed, an output phase of the frequency dividing means to the phase of the reference signal.

20. The PLL circuit according to Claim 19, wherein the selecting means switches over the coupling number of the delay circuits based on a history of the phase difference signal.

21. The PLL circuit according to Claim 19, wherein the oscillator is a voltage controlled oscillator, and provided is a means for converting the phase difference signal to an oscillator control voltage.

22. The PLL circuit according to Claim 21, wherein

provided is a means for setting two threshold voltages having mutually different values within a variable voltage range of the control voltage of the voltage controlled oscillator and temporarily setting, when the delay circuit  
5 coupling number selecting state is changed, a value of the oscillator control voltage in a range between the two threshold voltages.

23. The PLL circuit according to Claim 22, wherein provided is a means for changing a value of the  
10 temporarily setting oscillator control voltage in accordance with a history when the delay circuit coupling number selecting state is changed.

24. The PLL circuit according to Claim 22, wherein when the delay circuit coupling number selecting state  
15 is switched over as a result of the oscillator control voltage becoming out of the range between the two threshold voltages, the temporarily setting oscillator control voltage is set, out of the two threshold voltages, in the vicinity of the oscillator control voltage-side threshold voltage.

25. The PLL circuit according to Claim 22, wherein when the delay circuit coupling number selecting state is switched over as a result of the oscillator control  
20 voltage becoming out of the range between the two threshold voltages and when the oscillator control voltage becomes out of the range between the two threshold voltages twice or more in series, the temporarily setting oscillator control  
25 voltage is set, out of the two threshold voltages, in the vicinity of the oscillator control voltage-side threshold voltage.

26. The PLL circuit according to Claim 22, wherein when the oscillator control voltage becomes out of the  
30 range between the two threshold voltages, depending on whether this oscillator control voltage is greater than the

two threshold voltages or smaller than the two threshold voltages, whether setting the oscillator control voltage higher or setting the same lower than an intermediate potential between the two threshold voltages is controlled.

- 5           27. The PLL circuit according to Claim 1, wherein the output phase of the frequency dividing means is synchronized with the phase of the reference signal.